代码搜索结果

找到约 10,000 项符合 Verilog 的代码

cocentric_net.scr

echo echo --- File add.cpp echo compile_systemc -rtl -cpp_options " -I. -DVERILOG" -rtl_format Verilog add.cpp if( dc_shell_status == 0 ) { exit 1; } else { echo OK; } echo echo --- File alu.cpp echo

cocentric_net_cache.scr

echo echo --- File add.cpp echo compile_systemc -rtl -cpp_options " -I. -DVERILOG -DCACHE -DNUSEXRAM" -rtl_format Verilog add.cpp if( dc_shell_status == 0 ) { exit 1; } else { echo OK; } echo echo --

cocentric.scr

echo echo --- File add.cpp echo compile_systemc -rtl -cpp_options " -I. -DVERILOG -DNCACHE" -rtl_format Verilog add.cpp if( dc_shell_status == 0 ) { exit 1; } else { echo OK; } echo echo --- File alu

cocentric_cache.scr

echo echo --- File add.cpp echo compile_systemc -rtl -cpp_options " -I. -DVERILOG -DCACHE -DUSEXRAM" -rtl_format Verilog add.cpp if( dc_shell_status == 0 ) { exit 1; } else { echo OK; } echo echo ---

cocentric_net.scr

echo echo --- File add.cpp echo compile_systemc -rtl -cpp_options " -I. -DVERILOG" -rtl_format Verilog add.cpp if( dc_shell_status == 0 ) { exit 1; } else { echo OK; } echo echo --- File alu.cpp echo

fpga313czkz.qsf

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any

iir.v

//********************************************************* // IEEE STD 1364-1995 Verilog file: iir.v // Author-EMAIL: Uwe.Meyer-Baese@ieee.org //***************************************************

iir.v

//********************************************************* // IEEE STD 1364-1995 Verilog file: iir.v // Author-EMAIL: Uwe.Meyer-Baese@ieee.org //***************************************************

iir.v

//********************************************************* // IEEE STD 1364-1995 Verilog file: iir.v // Author-EMAIL: Uwe.Meyer-Baese@ieee.org //***************************************************

filter.rpt

Project Informationc:\software\project_beijing\epm7064\cpld_v1.2\pwm_verilog hdl_v1.1\filter.rpt MAX+plus II Compiler Report File Version 10.1 06/12/2001 Compiled: 03/17/2006 16:26:27 Copyrigh