代码搜索结果
找到约 10,000 项符合
Verilog 的代码
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity cy4_20 is
generic(
cds_action : string := "ignore"
);
port(
c0 : out vl_logic;
c1
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity iobuf_lvcmos15_s_16 is
port(
o : out vl_logic;
io : inout vl_logic;
i : in
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ramb4_s2_s8 is
generic(
cds_action : string := "ignore";
init_00 : integer := 0;
init_01 : integer :
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ofdi_24 is
generic(
cds_action : string := "ignore";
init : integer := 1
);
port(
q
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity cy4_38 is
generic(
cds_action : string := "ignore"
);
port(
c0 : out vl_logic;
c1
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity gt_ethernet_1 is
generic(
clk_cor_insert_idle_flag: string := "FALSE";
clk_cor_keep_idle: string := "FALSE";
clk_cor_rep
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity gnd is
generic(
cds_action : string := "ignore"
);
port(
g : out vl_logic
);
end gnd;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity cy4_40 is
generic(
cds_action : string := "ignore"
);
port(
c0 : out vl_logic;
c1
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity x_ramb16_s4_s36 is
generic(
cds_action : string := "ignore";
init_a : integer := 0;
init_b : integ
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity x_ckbuf is
port(
o : out vl_logic;
i : in vl_logic
);
end x_ckbuf;