代码搜索结果

library verilog; use verilog.vl_types.all; entity iobuf_hstl_i is port( o : out vl_logic; io : inout vl_logic; i : in vl_lo

library verilog; use verilog.vl_types.all; entity iobuf_hstl_ii is port( o : out vl_logic; io : inout vl_logic; i : in vl_l

library verilog; use verilog.vl_types.all; entity iobuf_hstl_iv_18 is port( o : out vl_logic; io : inout vl_logic; i : in v

library verilog; use verilog.vl_types.all; entity iobuf_hstl_iii is port( o : out vl_logic; io : inout vl_logic; i : in vl_

library verilog; use verilog.vl_types.all; entity iobuf_lvcmos25_s_16 is port( o : out vl_logic; io : inout vl_logic; i : in

library verilog; use verilog.vl_types.all; entity ild_1u is generic( cds_action : string := "ignore"; init : integer := 0 ); port( q

library verilog; use verilog.vl_types.all; entity cy4_12 is generic( cds_action : string := "ignore" ); port( c0 : out vl_logic; c1

library verilog; use verilog.vl_types.all; entity iobuf_hstl_iii_18 is port( o : out vl_logic; io : inout vl_logic; i : in

library verilog; use verilog.vl_types.all; entity ramb16_s4_s18 is generic( cds_action : string := "ignore"; init_a : integer := 0; init_b : integer

library verilog; use verilog.vl_types.all; entity cy4_11 is generic( cds_action : string := "ignore" ); port( c0 : out vl_logic; c1