代码搜索结果
找到约 10,000 项符合
Verilog 的代码
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity tms is
generic(
cds_action : string := "ignore"
);
port(
i : inout vl_logic
);
end tms;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity gt_xaui_2 is
generic(
chan_bond_mode : string := "OFF";
chan_bond_one_shot: string := "FALSE";
clk_cor_insert_idle_flag
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity iobuf_lvttl_s_4 is
port(
o : out vl_logic;
io : inout vl_logic;
i : in vl
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ramb4_s4_s8 is
generic(
cds_action : string := "ignore";
init_00 : integer := 0;
init_01 : integer :
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ramb16_s4_s36 is
generic(
cds_action : string := "ignore";
init_a : integer := 0;
init_b : integer
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity iobufd_s_24 is
port(
o : out vl_logic;
io : inout vl_logic;
i : in vl_log
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity bufgs_f is
port(
o : out vl_logic;
i : in vl_logic
);
end bufgs_f;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ramb16_s1_s1 is
generic(
cds_action : string := "ignore";
init_a : integer := 0;
init_b : integer
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ramb16_s1 is
generic(
cds_action : string := "ignore";
init : integer := 0;
srval : integer :=
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity cy4_41 is
generic(
cds_action : string := "ignore"
);
port(
c0 : out vl_logic;
c1