代码搜索结果
找到约 10,000 项符合
Verilog 的代码
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_ram_clear is
port(
aclr : in vl_logic;
d : in vl_logic;
q : out
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity bmux21 is
port(
\MO\ : out vl_logic_vector(15 downto 0);
\A\ : in vl_logic_vector(15 downto 0);
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_lcell is
generic(
operation_mode : string := "normal";
synch_mode : string := "off";
register_cascade_mo
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity stratixgx_jtag is
port(
tms : in vl_logic;
tck : in vl_logic;
tdi : in vl_
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity b17mux21 is
port(
\MO\ : out vl_logic_vector(16 downto 0);
\A\ : in vl_logic_vector(16 downto 0);
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity altgxb_8b10b_decoder is
port(
clk : in vl_logic;
reset : in vl_logic;
errdetectin : in
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity divide_by_two is
generic(
divide : string := "ON"
);
port(
clkin : in vl_logic;
clkout
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity bmux21 is
port(
\MO\ : out vl_logic_vector(15 downto 0);
\A\ : in vl_logic_vector(15 downto 0);
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity hcstratix_ram_clear is
port(
aclr : in vl_logic;
d : in vl_logic;
q : out
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity b17mux21 is
port(
\MO\ : out vl_logic_vector(16 downto 0);
\A\ : in vl_logic_vector(16 downto 0);