代码搜索结果

library verilog; use verilog.vl_types.all; entity iobufs_24 is port( o : out vl_logic; io : inout vl_logic; i : in vl_logic

library verilog; use verilog.vl_types.all; entity ilflx_m is generic( cds_action : string := "ignore"; init : integer := 0 ); port( q

library verilog; use verilog.vl_types.all; entity obuftds_ulvds_25 is generic( cds_action : string := "ignore" ); port( o : out vl_logic; ob

library verilog; use verilog.vl_types.all; entity obuf_lvcmos25_s_12 is generic( cds_action : string := "ignore" ); port( o : out vl_logic; i

library verilog; use verilog.vl_types.all; entity mult18x18s is port( p : out vl_logic_vector(35 downto 0); a : in vl_logic_vector(17 downto 0);

library verilog; use verilog.vl_types.all; entity iobuf_lvttl_s_12 is port( o : out vl_logic; io : inout vl_logic; i : in v

library verilog; use verilog.vl_types.all; entity ofddrrse is port( q : out vl_logic; c0 : in vl_logic; c1 : in vl_logic;

library verilog; use verilog.vl_types.all; entity ram32x1d_1 is generic( cds_action : string := "ignore"; init : integer := 0 ); port( dpo

library verilog; use verilog.vl_types.all; entity obuf_lvcmos33_f_2 is generic( cds_action : string := "ignore" ); port( o : out vl_logic; i

library verilog; use verilog.vl_types.all; entity cy4_25 is generic( cds_action : string := "ignore" ); port( c0 : out vl_logic; c1