代码搜索结果
找到约 19,564 项符合
Verilog 的代码
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity obuftds_blvds_25 is
generic(
cds_action : string := "ignore"
);
port(
o : out vl_logic;
ob
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity obuft_lvttl_f_12 is
generic(
cds_action : string := "ignore"
);
port(
o : out vl_logic;
i
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity fdp is
generic(
cds_action : string := "ignore";
init : integer := 1
);
port(
q : o
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ram64x1s is
generic(
cds_action : string := "ignore";
init : integer := 0
);
port(
o
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity obuf_lvdci_dv2_18 is
generic(
cds_action : string := "ignore"
);
port(
o : out vl_logic;
i
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity cy4_22 is
generic(
cds_action : string := "ignore"
);
port(
c0 : out vl_logic;
c1
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity and5b2 is
generic(
cds_action : string := "ignore"
);
port(
o : out vl_logic;
i0
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity readback is
generic(
cds_action : string := "ignore"
);
port(
data : out vl_logic;
rip
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity obuf_lvcmos15_s_8 is
generic(
cds_action : string := "ignore"
);
port(
o : out vl_logic;
i
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity obuf_lvttl_s_24 is
generic(
cds_action : string := "ignore"
);
port(
o : out vl_logic;
i