代码搜索结果
找到约 19,564 项符合
Verilog 的代码
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity gt_ethernet_4 is
generic(
clk_cor_insert_idle_flag: string := "FALSE";
clk_cor_keep_idle: string := "FALSE";
clk_cor_rep
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity cy4_16 is
generic(
cds_action : string := "ignore"
);
port(
c0 : out vl_logic;
c1
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity obuft_f_2 is
generic(
cds_action : string := "ignore"
);
port(
o : out vl_logic;
i
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity lut2_d is
generic(
init : integer := 0
);
port(
lo : out vl_logic;
o : ou
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity iobuf_lvcmos18_s_4 is
port(
o : out vl_logic;
io : inout vl_logic;
i : in
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity iobuf_sstl3_ii is
port(
o : out vl_logic;
io : inout vl_logic;
i : in vl_
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity tdi is
generic(
cds_action : string := "ignore"
);
port(
i : inout vl_logic
);
end tdi;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ibuf_hstl_i_dci_18 is
generic(
cds_action : string := "ignore"
);
port(
o : out vl_logic;
i
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ldc is
generic(
cds_action : string := "ignore";
init : integer := 0
);
port(
q : o
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity ofdtx_24 is
generic(
cds_action : string := "ignore";
init : integer := 0
);
port(
o