代码搜索结果

注1： 含有不可综合语句，请自行修改 注2： 一些PLD只允许I/O口对外三态，不支持内部三态，使用时要注意 注3: 设计RAM的最好方法是利用器件厂家提供的软件自动生成RAM元件，并在VHDL程序中例化

[Normal] synlibXRef=lc4k_pvhd, VHDL.TASKLSVhd, 0, No [STRATEGY-LIST] Normal=True, 1234854485

有人用FPGA控制过液晶屏吗（vhdl)

archive content: ASM/ - example programs. - simulator. - include file for smal. - smal.exe - see license for smal ! VHDL/ - VHDL source of CPU. - VHDL testbench. - Memory files. -

-- bmul32_test.vhdl test entity bmul32 --signal a[32]; multiplier --signal b[32]; multiplicand --signal c[64]; product library STD; use STD.textio.all; library IEEE; use IEEE.std_logic_1164.all

-- bmul32.vhdl parallel multiply 32 bit x 32 bit two's complement -- the main components are bmul32, special Booth 32 x 32 -> 16 bit multiplier -- badd32 32 bit specialized adder for Booth multiplie

vhdl work "F:\vhdl\fifos\fifo_exp1\fifo_exp1.vhd"

vhdl work "fifo_exp1.vhd"

xst -ise "F:/vhdl/fifos/fifo_exp1/fifo_exp1.ise" -intstyle ise -ifn fifo89.xst -ofn fifo89.syr xst -ise "F:/vhdl/fifos/fifo_exp1/fifo_exp1.ise" -intstyle ise -ifn fifo89.xst -ofn fifo89.syr ngdbuild

AR fifo89 behavioral F:/vhdl/fifos/fifo_exp1/fifo_exp1.vhd sub00/vhpl01 1197101638 EN fifo89 NULL F:/vhdl/fifos/fifo_exp1/fifo_exp1.vhd sub00/vhpl00 1197101637