代码搜索结果

#---------------------------------------------------------- # Synopsys FPGA Compiler II VHDL simulation script vhdl.fc2 # for the book: DSP with FPGAs (2. edition) # Author-EMAIL: Uwe.Meyer-Baese@

Legal issues, Trademarks and Acknowledgements Legal issues This site contains VHDL source code written by Doulos staff. You are welcome to use the source code we provide but you must keep the copyri

Legal issues, Trademarks and Acknowledgements Legal issues This site contains VHDL source code written by Doulos staff. You are welcome to use the source code we provide but you must keep the copyri

Project Informationd:\maxplus2\maxplus2\workplace\vhdl\vhdl0\clock1\downclk.rpt MAX+plus II Compiler Report File Version 10.12 09/21/2001 Compiled: 12/08/2003 13:16:03 Copyright (C) 1988-2001

CAGenerator.vdh为CA编码的vhdl源文件，CAGeneratorTest.do为相应的Modelsim仿真用宏文件 CLKIN为输入的10.23MHz的时钟 X1IN为输入的X1历元信号，用以复位电路 SWITCH为选择卫星号的信号 CAOUT为对应卫星产生的C/A码 CLK50为向数据产生器发送的50Hz时钟信号

华为文档《硬件描述语言Verilog基础》-目录 原来搞<mark>VHDL</mark>，刚刚开始学Verilog。觉得这个入门的提纲不错，共享一下。 第一章 概述 第二章 Verilog HDL指南 2.1 模块 2.2 时延 2.3 数据流描述方式 2.4 行为描述方式 2.5 结构化描述方式 2.6 混合设计描述方式 第三章 表达式 3.1 操作数 3.1.1常数 3.1.2 参数 ...

Tested with Altera Quartus 2 version 6.1 First, enter Quartus, and create a project. Next, Add the files "math_utility_pkg.vhdl", "fixed_pkg_c.vhdl" and "float_pkg_c.vhdl" to the project.

-- Synthesis test for the fixed point math package -- This test is designed to be synthesizable and exercise much of the package. -- Created for vhdl-200x by David Bishop (dbishop@vhdl.org) -- -------

-- -------------------------------------------------------------------- -- "fixed_pkg_c.vhdl" package contains functions for fixed point math. -- Please see the documentation for the fixed point packa

注1： 含有不可综合语句，请自行修改 注2： 一些PLD只允许I/O口对外三态，不支持内部三态，使用时要注意 注3: 设计RAM的最好方法是利用器件厂家提供的软件自动生成RAM元件，并在VHDL程序中例化