代码搜索结果

VHDL: Converting a Hexadecimal Value to a Standard Logic Vector This example shows how to convert a hexadecimal value to a std_logic_vector. It is shown in both VHDL '87 (IEEE Std 1076-1987) and

vhdl work "SEG.vhd"

vhdl work uartrec.vhd vhdl work logo.vhd vhdl work wrlogo.vhd vhdl work vga.vhd vhdl work top.vhd

SETPROJECT d:\vgashow SET OverwriteFiles=true SET SimulationOutputProducts = Verilog VHDL

------------------------------------------------------- -- Full adder. -- -- This project demonstrates the use of concurrent -- statements in VHDL., and demonstrates the simplest -- form of VHDL

vhdl work "moto.vhd"

[Verilog.User Templates] type=folder [VHDL.User Templates] type=folder [ABEL.User Templates] type=folder

-------------------------------------------------------------------------------- ---- File >>> usb_new_rgen_ent.vhdl ---- Iden >>> 951124-17:35:58 ---- ---- Project: USB Development ----

-------------------------------------------------------------------------------------- ---- File >>> usb_new_device_handler_ent.vhdl ---- Iden >>> 980318-11:12:45 ---- ---- Project:

------------------------------------------------------------------------------------ ---- File >>> usb_new_tx_sf_dpdm_rtl.vhdl ---- Iden >>> 970529-14:36:08 ---- ---- Project: USB Developm