代码搜索结果

# Copyright (C) 1991-2007 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusion proasic3 = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/

[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusion proasic3 = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/

[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/LIBERO~1.4/Designer/lib/modelsim/precompiled/vlog/fusion syncad_vhdl_lib = D:\Actel\Libero\LIBERO~1.4\Designer/lib/

analyze -format vhdl i8051_lib.vhd analyze -format vhdl i8051_ram.vhd vhdlout_architecture_name = "SYN" vhdlout_use_packages = {"IEEE.std_logic_1164", "IEEE.std_logic_arith.all", "LSI_10K.COMPONENTS.

analyze -format vhdl i8051_lib.vhd analyze -format vhdl i8051_ctr.vhd vhdlout_architecture_name = "SYN" vhdlout_use_packages = {"IEEE.std_logic_1164", "IEEE.std_logic_arith.all", "LSI_10K.COMPONENTS.

analyze -format vhdl i8051_lib.vhd analyze -format vhdl i8051_dec.vhd vhdlout_architecture_name = "SYN" vhdlout_use_packages = {"IEEE.std_logic_1164", "IEEE.std_logic_arith.all", "LSI_10K.COMPONENTS.

analyze -format vhdl i8051_lib.vhd analyze -format vhdl i8051_rom.vhd vhdlout_architecture_name = "SYN" vhdlout_use_packages = {"IEEE.std_logic_1164", "IEEE.std_logic_arith.all", "LSI_10K.COMPONENTS.

analyze -format vhdl i8051_lib.vhd analyze -format vhdl i8051_alu.vhd vhdlout_architecture_name = "SYN" vhdlout_use_packages = {"IEEE.std_logic_1164", "IEEE.std_logic_arith.all", "LSI_10K.COMPONENTS.

README file for CD-ROM Model library - This CD-ROM contains models, test-benches, scripts, and documents in addition to the book "Modeling and Simulation for RF System Design" Ronny Frever