代码搜索结果

vhdl work "binarycouter.vhd"

PROMGEN: Xilinx Prom Generator I.27 Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved. promgen -w -p mcs -c FF -o E:\vhdl\binarycounter\//counter -u 0 E:/vhdl/binarycounter/binarycounter.bi

E:\vhdl\binarycounter\BinaryCounter.ngc 1160209501 OK

注1： 含有不可综合语句，请自行修改 注2： 一些PLD只允许I/O口对外三态，不支持内部三态，使用时要注意 注3: 设计RAM的最好方法是利用器件厂家提供的软件自动生成RAM元件，并在VHDL程序中例化

VHDL: Converting a Hexadecimal Value to a Standard Logic Vector This example shows how to convert a hexadecimal value to a std_logic_vector. It is shown in both VHDL '87 (IEEE Std 1076-1987) and

--任意整数分频的VHDL代码 LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY clkdiv IS generic(n:integer:=3); PORT( CLK: IN STD_LOGI

-- mul32c_test.vhdl test entity mul32c --signal a[32]; multiplier --signal b[32]; multiplicand --signal c[64]; product library STD; use STD.textio.all; library IEEE; use IEEE.std_logic_1164.all

-- mul32c.vhdl parallel multiply 32 bit x 32 bit to get 64 bit unsigned product -- uses add32 component and fadd component, includes carry save -- uses VHDL 'generate' to hav

rm -f ./doc/* ./src/myhdl/* ./src/vhdl/* turbo.tar.gz cp ../src/myhdl/*.py ./src/myhdl/ cp ../src/vhdl/*.vhd ./src/vhdl/ #cp ../src/vhdl/compile ./src/vhdl/ #cp ../src/vhdl/*.py ./src/vhdl/ #cp ../src

----vhdl报警设计 ： ---smoke,door,water输入 ---en输入允许，alarm_en报警允许 ( L) ---fire_alarm,burg_alarm,water_alarm输出（