代码搜索：VHDL

www.eeworm.com/read/210232/15203582

prj dianzheng.prj

vhdl work chw.vhdl vhdl work cnta.vhdl vhdl work cont.vhdl vhdl work lie_scan.vhdl vhdl work colour_control.vhdl vhdl work fpq2ms.vhdl vhdl work dianzheng.vhf

查看完整代码

·

查看全部文件

www.eeworm.com/read/210231/15203917

log coregen.log

# Xilinx CORE Generator 6.2i # User = zsx Initializing default project... Loading plug-ins... All runtime messages will be recorded in E:\VHDL\past\dig_clk\coregen.log # busformat=BusFormatAngleB

查看完整代码

·

查看全部文件

www.eeworm.com/read/209609/15216583

qmsg buzzer.fit.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartu

查看完整代码

·

查看全部文件

www.eeworm.com/read/168634/5441120

compileformti

#!/bin/csh -f if (-e work) then \rm -rf work endif vlib work vlog \ -v ../verilog/src/mem.v \ ../verilog/RTL/TopModule.v \ ../verilog/RTL/ALUB.v \ ../verilog/RTL/CCU.v \ ../verilog/FSM/master.v

查看完整代码

·

查看全部文件

www.eeworm.com/read/168634/5441314

../../design_src/vhdl/rtl/child1.vhd ../../design_src/vhdl/rtl/child2.vhd ../../design_src/vhdl/rtl/child3.vhd ../../design_src/vhdl/rtl/master.vhd ../../design_src/vhdl/src/pred_fns.vhd ../../design_

查看完整代码

·

查看全部文件

www.eeworm.com/read/161121/5556087

c xbow.c

/* $Id$ * * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright

查看完整代码

·

查看全部文件

www.eeworm.com/read/154101/5642010