代码搜索：VHDL

找到约 10,000 项符合「VHDL」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/219674/14871052

log __projnav.log

Project Navigator Auto-Make Log File ------------------------------------- Started process "Synthesize". ========================================================================= *
·
www.eeworm.com/read/217632/14956815

bak binaryto3digit.qsf.bak

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/215140/15072317

dat bookinfo.dat

[General Information] 书名=VHDL语言100例详解 作者=北京理工大学ASIC研究所 页数=494 SS号=0
·
www.eeworm.com/read/209602/15216892

qsf clock.qsf

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any
·
www.eeworm.com/read/394698/8211359

qsf songer.qsf

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/392763/8327913

qsf clock.qsf

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/370579/9595030

txt readme.txt

注1： 含有不可综合语句，请自行修改 注2： 一些PLD只允许I/O口对外三态，不支持内部三态，使用时要注意 注3: 设计RAM的最好方法是利用器件厂家提供的软件自动生成RAM元件，并在VHDL程序中例化
·
www.eeworm.com/read/370394/9602145

qmsg uart.fit.qmsg

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3} { "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartu
·
www.eeworm.com/read/369385/9651745

rpt seg7dec.rpt

Project Information d:\vhdl_ex\seg7dec.rpt MAX+plus II Compiler Report File Version 10.2 07/10/2002 Compiled: 10/28/2003 17:29:29 Copyright (C) 1988-2002 Al
·
www.eeworm.com/read/415351/11075440

txt readme.txt

注1： 含有不可综合语句，请自行修改 注2： 一些PLD只允许I/O口对外三态，不支持内部三态，使用时要注意 注3: 设计RAM的最好方法是利用器件厂家提供的软件自动生成RAM元件，并在VHDL程序中例化
·