代码搜索：VHDL

找到约 10,000 项符合「VHDL」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/343439/11948635

qsf txxclock.qsf

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/255031/12105296

rpt etester.asm.rpt

Assembler report for ETESTER Tue May 10 16:31:34 2005 Version 4.1 Build 181 06/29/2004 SJ Full Version --------------------- ; Table of Contents ; --------------------- 1. Legal Notice
·
www.eeworm.com/read/255031/12105331

cdf etester.cdf

/* Quartus II Version 4.1 Build 181 06/29/2004 SJ Full Version */ JedecChain; FileRevision(JESD32A); DefaultMfr(6E); P ActionCode(Cfg) Device PartName(EPCS1) Path("D:/EDA_VHDL_Expt3/Chpt13
·
www.eeworm.com/read/253310/12230931

dat bookinfo.dat

[General Information] 书名=VHDL语言100例详解 作者=北京理工大学ASIC研究所 页数=494 SS号=0
·
www.eeworm.com/read/151107/12234877

dls lib.dls

DLSL 1 ERG2810_VHD.VHDLVIEW U2687110.DLS ERG2810_VHD-VHDL.SYNTHESISVIEW U8281714.DLS ERG2810_VHD-VHDL.VHDLVIEW U2491932.DLS
·
www.eeworm.com/read/151107/12234939

vhd erg2810_vhd.vhd

LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY erg2810_vhd IS PORT( a,b,c : IN STD_LOGIC; y : OUT STD_LOGIC); END erg2810_vhd; ARCHITECTURE vhdl OF erg2810_vhd IS BEGIN y
·
www.eeworm.com/read/149929/12331280

rpt seg7dec.rpt

Project Information d:\vhdl_ex\seg7dec.rpt MAX+plus II Compiler Report File Version 10.2 07/10/2002 Compiled: 10/28/2003 17:29:29 Copyright (C) 1988-2002 Al
·
www.eeworm.com/read/149022/12409206

dc leon.dc

read -format vhdl {"clkgen.vhd"} read -format vhdl {"iu.vhd"} group -hdl_all_blocks read -format vhdl {"regfile.vhd"} read -format vhdl {"cachemem.vhd"} read -format vhdl {"icache.vhd"} rea
·
www.eeworm.com/read/233751/14141122

npl vga.npl

JDF G // Created by Project Navigator ver 1.0 PROJECT vga DESIGN vga DEVFAM spartan2e DEVFAMTIME 0 DEVICE xc2s300e DEVICETIME 0 DEVPKG pq208 DEVPKGTIME 0 DEVSPEED -6 DEVSPEEDTIME 0 DEVTOPL
·
www.eeworm.com/read/230485/14285339

ref hdllib.ref

AR add_accumulator behavioral F:/vhdlproject/vhdl0716/add_accumulator.vhd sub00/vhpl15 1185243997 AR top_fmdm_project behavioral F:/vhdlproject/vhdl0716/top_fmdm_project.vhd sub00/vhpl29 1185244013
·