代码搜索结果

VHDL编程基础－通用寄存器 做了一个简单的通用寄存器，能实现并行寄存、左移、右移等。通过mod端口控制该寄存器的工作模式，作为一般寄存器，其数据位宽实现了参数化。 仿真波形如下图所示： 源代码如下： LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY general_reg IS GE

注1： 含有不可综合语句，请自行修改 注2： 一些PLD只允许I/O口对外三态，不支持内部三态，使用时要注意 注3: 设计RAM的最好方法是利用器件厂家提供的软件自动生成RAM元件，并在VHDL程序中例化

JDF B // Created by Version 2.0 PROJECT Simple 4x1 MUX - Mixed Sch/VHDL Design DESIGN mux4x1_mixed Normal DEVKIT ispLSI5256VE-165LT128 ENTRY Schematic/VHDL STIMULUS mux4x1.abv MODULE mux4x1.sc

F:/vhdl 实验/实验一/db/LU20040094.sim.vwf 0 295145 515 295145 0

work "D:/work/vhdl/PBLCD/PBLCD.vhd"

EN lcd NULL D:/work/vhdl/PBLCD/LCD.VHD sub00/vhpl02 1174189186 AR pblcd behavioral D:/work/vhdl/PBLCD/PBLCD.vhd sub00/vhpl05 1174189189 EN pblcd NULL D:/work/vhdl/PBLCD/PBLCD.vhd sub00/vhpl04 117418

V3 32 FL D:/work/vhdl/PBLCD/LCD.VHD 2007/03/18.00:56:53 I.24 EN work/lcd 1174189186 FL D:/work/vhdl/PBLCD/LCD.VHD PB ieee/std_logic_1164 1131108373 \ PB ieee/std_logic_arith 11311

# begin LFP file D:\work\vhdl\PBLCD\PBLCD.lfp designfile PBLCD.vhd parttype xc3s200-4-ft256 bus_delimiter -1; set_busdelim_onsave 1;

vhdl work "kcpsm3.vhd" vhdl work "LCD.VHD" vhdl work "PBLCD.vhd"

xst -ise "D:/work/vhdl/PBLCD/PBLCD" -intstyle ise -ifn PBLCD.xst -ofn PBLCD.syr xst -ise "D:/work/vhdl/PBLCD/PBLCD" -intstyle ise -ifn PBLCD.xst -ofn PBLCD.syr xst -ise "D:/work/vhdl/PBLCD/PBLCD" -i