代码搜索结果

D/Converters//// D/Doc//// D/VHDL////

[Verilog.User Templates] type=folder [VHDL.User Templates] type=folder [ABEL.User Templates] type=folder

[Verilog.User Templates] type=folder [VHDL.User Templates] type=folder [ABEL.User Templates] type=folder

-- ProjNav VHDL simulation template: vt.udo -- You may edit this file after the line that starts with -- '-- START' to customize your simulation -- START user-defined simulation commands

# Schematic : PDCL (jhdparse) __projnav/detector_jhdparse_tcl.rsp # Bencher Waveform : PDCL (jhdparse) # Schematic : View VHDL Functional Model detector.vhf detector.cmd_log # Schematic : PDCL (

Project Navigator Auto-Make Log File ------------------------------------- Started process "View VHDL Functional Model". Release 6.1i - sch2vhdl G.23 Copyright (c) 1995-2003 Xilinx, Inc. All rig

VHDL to Verilog RTL transformer In 1.0 version , some functions restricted, as follows: 1: not all support "Generate" statement,totally not support "if .. Generate " 2: Comment in vhdl may have

i2c/rtl/vhdl

D/verilog//// D/vhdl////

work yiwei.vhdl