代码搜索结果
找到约 10,000 项符合
VHDL 的代码
vhdl1.vhd
---模八计数器，都需使用寄存器来保存３位的当前计数值
entity jishuqi is
port (clk,rst: in bit;
count: out integer range 0 to 7);
end jishuqi;
------------------------------
architecture jishuqi of jishuqi
mti_vhdl.do
#----------------------------------------------------------
# Model Technology VHDL compiler script for the book
# Digital Signal Processing with FPGAs (2.edition)
# Author-EMAIL: Uwe.Meyer-B
vhdl.fc2
#----------------------------------------------------------
# Synopsys FPGA Compiler II VHDL simulation script vhdl.fc2
# for the book: DSP with FPGAs (2. edition)
# Author-EMAIL: Uwe.Meyer-Baese@