代码搜索结果

--**VHDL************************************************************* -- -- SRC-MODULE : TESTBENCH -- NAME : gcd_stim.vhdl -- VERSION : 1.0 -- -- PURPOSE : Testbench for GCD Benchmar

--**VHDL************************************************************* -- -- SRC-MODULE : GCD -- NAME : gcd.vhdl -- VERSION : 1.0 -- -- PURPOSE : Architecture of GCD benchmark -- --

-- Author : yzf -- Created On: Thu Dec 21 09:46:16 1995 -- Testbench for comp.comp architecture BENCH of test_comp is component comp PORT( A: IN SHORT; B: IN SHORT; IN_READY:

-- Author : yzf -- Created On: Thu Dec 21 09:46:16 1995 -- Testbench for comp.comp library STD; library WORK; --library comp; use STD.STANDARD.ALL; --use COMP.TYPES.ALL; use WORK.TYPES.

--**VHDL************************************************************* -- -- SRC-MODULE : COMP -- NAME : comp.vhdl -- VERSION : 1.0 -- -- PURPOSE : Architecture of COMP benchmark --

-------------------------------------------------------------------------------- -- -- AMD 2910 Benchmark (Functional blocks) (Algorithmic Behaviour of Funct blocks) -- -- Source: AMD data book

---------------------------------------------------------------------------- -- -- Copyright (c) 1990, 1991 by Synopsys, Inc. All rights reserved. -- -- This source file may be used and distribu