代码搜索:Tech
找到约 10,000 项符合「Tech」的源代码
代码结果 10,000
www.eeworm.com/read/160075/10574522
mpf v1_0.mpf
[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../verilog
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
dct_lib =
www.eeworm.com/read/273442/10915993
mpf uart_51.mpf
;
; Copyright Model Technology, a Mentor Graphics Corporation company 2003,
; All rights reserved.
;
[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../ver
www.eeworm.com/read/462800/7196073
bdfedit readme.bdfedit
See http://hea-www.harvard.edu/~fine/Tech/bdfedit.html
www.eeworm.com/read/444207/7616540
htm start.htm
Very brief set of documents for N64 newbies.
Covers the absolute hardware basics and shows several practical examples.
Table of contents
1.
www.eeworm.com/read/139374/13159665
changelog
Mon Sep 05 22:28 EST 2005 Luke Reeves
* Major code cleanup (splitting the main CGI file into multiple,
more maintainable ones inside of the lib/Insipid directory)
* Bugf
www.eeworm.com/read/309503/13670212
url 胜西电子技术论坛--论坛首页.url
[InternetShortcut]
URL=http://www.shengxi-tech.com/bbs/index.asp
www.eeworm.com/read/309503/13670358
url nor和nand flash存储器的区别.url
[InternetShortcut]
URL=http://www.91tech.net/Article/SoftHardTech/EmbeddedSystem/200608/4147.html
www.eeworm.com/read/140841/5779974
vhd clkgen.vhd
----------------------------------------------------------------------------
-- This file is a part of the GRLIB VHDL IP LIBRARY
-- Copyright (C) 2004 GAISLER RESEARCH
--
-- This program is free so
www.eeworm.com/read/218797/6303326
m nmos025cap.m
function capn025 = nmos025cap(W, L, vgs, vds, vsb)
% analysis of capacitances of NMOS transistors;
% it is assumed that the drain and source areas extend over 2.5 * L
% capacitance technology par
www.eeworm.com/read/181934/6466661
mpf minipg_tb.mpf
;
; Copyright Model Technology, a Mentor Graphics Corporation company 2003,
; All rights reserved.
;
[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
verilog = $MODEL_TECH/../ver