代码搜索：State Machine

找到约 10,000 项符合「State Machine」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/429003/1952125

vif state2.vif

# # Synplicity Verification Interface File # Generated using Synplify-pro # # Copyright (c) 1996-2005 Synplicity, Inc. # All rights reserved # # Set logfile options vif_set_result_file stat
·
www.eeworm.com/read/429003/1952126

sxr state2.sxr

BeginView state2 NoName Inst: CS[1] CS_1__Z stratix_lcell_ff Inst: CS[0] CS_0__Z stratix_lcell_ff Inst: o2_x o2_x_cZ stratix_lcell Inst: err_0_x err_0_x_cZ stratix_lcell Inst: err_x
·
www.eeworm.com/read/429003/1952127

fse state2.fse

fsm_encoding {4280281} sequential fsm_state_encoding {4280281} IDLE {00} fsm_state_encoding {4280281} S1 {01} fsm_state_encoding {4280281} S2 {10} fsm_state_encoding {4280281} ERROR {11}
·
www.eeworm.com/read/429003/1952128

tlg state2.tlg

Selecting top level module state2 @N:"C:\prj\Example-6-1\FSM\state2\state2.v":7:7:7:12|Synthesizing module state2 @N: CL201 :"C:\prj\Example-6-1\FSM\state2\state2.v":28:0:28:5|Trying to extract st
·
www.eeworm.com/read/429003/1952129

prf state2.prf

# # Logical Preferences generated for Lucent by Synplify 8.1.0, Build 532R. # # Period Constraints FREQUENCY PORT "clk" 364.2 MHz; # Output Constraints # Input Constraints BLOCK ASYNCPATHS;
·
www.eeworm.com/read/429003/1952130

vqm state2.vqm

// // Written by Synplify // Synplify 8.1.0, Build 539R. // Fri Dec 16 18:27:37 2005 // // Source file index table: // Object locations will have the form : // file 0 "noname" // f
·
www.eeworm.com/read/429003/1952131

xrf state2.xrf

vendor_name = Synplicity source_file = 0, noname, synplify source_file = 1, c:\eda\synplicity\fpga_81\lib\altera\altera.v, synplify source_file = 2, c:\eda\synplicity\fpga_81\lib\altera\stratix.v,
·
www.eeworm.com/read/429003/1952133

srs state2.srs

# # # # Created by Synplify Verilog HDL Compiler version 3.1.0, Build 049R from Synplicity, Inc. # Copyright 1994-2004 Synplicity, Inc. , All rights reserved. # Synthesis Netlist written on Fri D
·
www.eeworm.com/read/429003/1952135

v state2.v

//2-paragraph method to describe FSM //Describe sequential state transition in 1 sequential always block //State transition conditions in the other combinational always block //Package state output
·
www.eeworm.com/read/429003/1952136

prj state2.prj

#-- Synplicity, Inc. #-- Version Synplify Pro 8.1 #-- Project file C:\prj\Example-6-1\FSM\state2\state2.prj #-- Written on Fri Dec 16 18:27:33 2005 #add_file options add_file -verilog "state2
·