代码搜索结果

//===== Finite State Machine Example ===== //----- Testbench ----- // Timescale: one time unit = 1ns (e.g., delay specification of #42 means 42ns of time), and // simulator resolution is 0.1 ns

//===== Finite State Machine Example ===== //----- Synthesizable Circuit ----- module FSM_Example ( // Inputs: i$Clock, // Master clock i$Reset, // Master reset (active high) i$A, i$B, i$C,

TITLE Finite State Machine (Finite.asm) ; This program implements a finite state machine that ; accepts an integer with an optional leading sign. ; Last update: 1/27/02 INCLUDE Ir

State Machine - |eeprom|sh8out_state Name sh8out_state.sh8out_end sh8out_state.sh8out_bit0 sh8out_state.sh8out_bit1 sh8out_state.sh8out_bit2 sh8out_state.sh8out_bit3 sh8out_state.sh8out_bit4 sh8out

/***************************************************************************** * netfsm.c - Network Control Protocol Finite State Machine program file. * * portions Copyright (c) 1997 by Global Ele

State Machine - |BOX|state Name state.display_clear state.display_off state.reset3 state.reset2 state.hold state.toggle_e state.return_home state.write_char7 state.write_char6 state.write_char5 sta

-- State Machine using Variable -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; ENTITY fsm2 IS PORT(clock,x : IN BIT; z : OUT BIT); END fsm

-- MAX+plus II VHDL Example -- State Machine -- Copyright (c) 1994 Altera Corporation -- download from: www.pld.com.cn & www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all ; ENTIT

-- Mealy State Machine with Registered Outputs -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity mealy1 is port( clk, rst: in

-- State Machine with Asynchronous Reset -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity stmch1 is port(clk, in1, rst: in std_logic;