代码搜索:State Machine
找到约 10,000 项符合「State Machine」的源代码
代码结果 10,000
www.eeworm.com/read/14659/400781
msg state2.msg
@TM:1134714704
@N: MT195 :"":0:0:0:-1|This timing report estimates place and route data. Please look at the place and route timing report for final timing..
@N: MT197 :"":0:0:0:-1|Clock constraints
www.eeworm.com/read/14659/400783
tcl state2.tcl
# Run with quartus_sh -t
set_global_assignment -name ROOT "|state2"
set_global_assignment -name FAMILY "STRATIX"
set_global_assignment -name DEVICE "EP1S10F780C5"
set_global_assignmen
www.eeworm.com/read/14659/400784
edn state2.edn
(edif state2
(edifVersion 2 0 0)
(edifLevel 0)
(keywordMap (keywordLevel 0))
(status
(written
(timeStamp 2005 12 16 15 1 3)
(author "Synplicity, Inc.")
(program "
www.eeworm.com/read/14659/400787
srd state2.srd
f "noname"; #file 0
f "c:\eda\synplicity\fpga_81\lib\altera\altera.v"; #file 1
f "c:\eda\synplicity\fpga_81\lib\altera\stratix.v"; #file 2
f "c:\eda\synplicity\fpga_81\lib\altera\altera_mf.v"; #fil
www.eeworm.com/read/14659/400790
srm state2.srm
@ERMRq pa)qq_uR XOCFs_RVVuv)Q;O
NR 3#HPb_E_8DkR#C4N;
PHR3#Hbsl;R4
RNP#_$MVOFsCC_#Js_bH"lRO"D ;P
NRE3P8#D_ RHb4F;
R
J;HDRO N;
H$R#M#_HOODF ;R4
OHRD
s;N#HR$NM_#O$ME;R4
bHRsCC#0N;
H$R#M#_N$EMO
www.eeworm.com/read/14659/400795
srr state2.srr
#Program: Synplify Pro 8.1
#OS: Windows_NT
$ Start of Compile
#Fri Dec 16 18:27:34 2005
Synplicity Verilog Compiler, version 3.1.0, Build 049R, built May 3 2005
Copyright (C) 1994-2005, Synp
www.eeworm.com/read/14659/400796
vif state2.vif
#
# Synplicity Verification Interface File
# Generated using Synplify-pro
#
# Copyright (c) 1996-2005 Synplicity, Inc.
# All rights reserved
#
# Set logfile options
vif_set_result_file stat
www.eeworm.com/read/14659/400797
sxr state2.sxr
BeginView state2 NoName
Inst: CS[1] CS_1__Z stratix_lcell_ff
Inst: CS[0] CS_0__Z stratix_lcell_ff
Inst: o2_x o2_x_cZ stratix_lcell
Inst: err_0_x err_0_x_cZ stratix_lcell
Inst: err_x
www.eeworm.com/read/14659/400798
fse state2.fse
fsm_encoding {4280281} sequential
fsm_state_encoding {4280281} IDLE {00}
fsm_state_encoding {4280281} S1 {01}
fsm_state_encoding {4280281} S2 {10}
fsm_state_encoding {4280281} ERROR {11}
www.eeworm.com/read/14659/400799
tlg state2.tlg
Selecting top level module state2
@N:"C:\prj\Example-6-1\FSM\state2\state2.v":7:7:7:12|Synthesizing module state2
@N: CL201 :"C:\prj\Example-6-1\FSM\state2\state2.v":28:0:28:5|Trying to extract st