代码搜索结果
找到约 10,000 项符合
State Machine 的代码
state_machine.v
// Module state_machine
//
/* This module is called state_machine. It's purpose is to control
the bus cycle timing of the PCI and bkend Interface signals.
The outputs of this block also c
state_machine.h
/*
* wpa_supplicant/hostapd - State machine definitions
* Copyright (c) 2002-2005, Jouni Malinen
*
* This program is free software; you can redistribute it and/or modify
* it
state machine.txt
architecture rtl of test_state is
type state_type is (s0, s1, s2, s3);
signal state, next_state : state_type;
begin -- rtl
state_encode : process ( state, con1, con2, con3 )
begin
state_machine.v
// --------------------------------------------------------------------
// >>>>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE
state_machine.v
// --------------------------------------------------------------------
// >>>>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE
state_machine.done
Wed Dec 14 11:11:39 2005
state_machine.pin
-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions,
state_machine.qsf
# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any
state_machine.v
/*
简单的状态机，有8个状态,数码管输出当前状态的编号
state0--state1--state2--state3--state4--state5--state6-state7--state0
*/
module state_machine(clk,rst,c,en);
input clk,rst;
output[7:0] c;
reg[7:0] c;
output[7: