代码搜索结果

找到约 1,762 项符合 Speaker 的代码

song.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe

song.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe

song.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe

song.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe

fpgasong.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe

song.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe

fpgasong.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe

song.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe

song.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe

song.v

module song(clk_6MHz,clk_4Hz,speaker,high,med,low); input clk_6MHz, clk_4Hz; output speaker; output[3:0] high,med,low; reg[3:0] high,med,low; reg[13:0] divider,origin; reg[7:0] counter; reg spe