代码搜索结果

SCHEMATIC START ; // created by map version G.35 on Sat Mar 25 16:51:23 2006 COMP "cin" LOCATE = SITE "P27" LEVEL 1; COMP "s" LOCATE = SITE "P26" LEVEL 1; COMP "cout" LOCATE = SITE "P20" LEV

This is schematic and Gerber files of PCB that is used for GPS tracking device with GSM link. Scheme has many valuable schematic features, like protected digital and analog I/Os, power part adapte

------------------------------------------------------------------------------- -- MiniGA -- Schematic and Board file -- -- Author: Thomas Pototschnig (thomas.pototschnig@gmx.de) -- -- License: Cre

[project] name=pa netlist=pa contents=pa date=02/07/01 time=15:42:22 version=3.1.6.00.09 generics=MAX Type=F21i FndType=F3.1i top_level=schematic lib_order=1008 133 169 library_net=ON [li

JDF B // Created by Version 8.1 PROJECT ybx DESIGN untitled Normal DEVKIT ispLSI1032E-100LJ84 ENTRY ABEL/Schematic MODULE ybx.abl MODSTYLE CTL_1 Normal

(ExpressProject "" (ProjectVersion "19981106") (ProjectType "PCB") (Folder "Design Resources" (Folder "Library") (File ".\61a-1.dsn" (Type "Schematic Design")) (BuildFil

Hexapod Example Project Consists of a consistent pair of schematic and layout files.

#usage "Smash all gates of a schematic\n" "" "Author: support@cadsoft.de" // THIS PROGRAM IS PROVIDED AS IS AND WITHOUT WARRANTY OF ANY KIND, EXPRESSED OR

Protel Advanced Schematic Annotation Report for 'Sheet1.Sch' 00:04:44 18-May-2005 R? => R4 R? => R5 R? => R6 R? => R7 R?

Protel Advanced Schematic Annotation Report for 'Sheet1.Sch' 00:04:44 18-May-2005 R? => R4 R? => R5 R? => R6 R? => R7 R?