代码搜索结果

JDF B // Created by Version 6.1 PROJECT Untitled DESIGN untitled Normal DEVKIT LFXP3C-3P208C ENTRY Schematic/Verilog HDL MODULE cis_system.v MODSTYLE clock Normal MODSTYLE cis_system Normal

JDF B // Created by Version 6.1 PROJECT Untitled DESIGN untitled Normal DEVKIT LFXP3C-3P208C ENTRY Schematic/Verilog HDL MODULE cis_system.v MODSTYLE clock Normal MODSTYLE cis_system Normal

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: J:\毕业论文\交通灯模组\交通灯模组电路原理图.DSN Doc. no.: Revision: Author: Created: 09/03/29 Modified: 09/03

Protel Advanced Schematic Annotation Report D:\D12Smart\Cf_Mecopy\USB2IDE.REP 18:04:25 31-Aug-2000 CON? => CON1 U? => U1 R? => R1 R?

SCHEMATIC START ; // created by map version G.28 on Thu Apr 09 13:11:04 2009 COMP "myout" LOCATE = SITE "N16" LEVEL 1; COMP "myout" LOCATE = SITE "F13" LEVEL 1; COMP "myout" LOCATE =

JDF B // Created by Version 8.1 PROJECT Untitled DESIGN yimaqi Normal DEVKIT ispLSI1032E-100LJ84 ENTRY ABEL/Schematic DOCUMENT yimaqi.ppn MODULE yimaqi.sch MODSTYLE yimaqi Normal

[project] name=semaforu netlist=semaforu contents=semaforu date=05/22/06 time=22:41:11 version=3.1.6.00.09 generics=MAX Type=F21i FndType=F3.1i top_level=schematic library_net=ON sim_mode=

# Schematic : PDCL (jhdparse) __projnav/detector_jhdparse_tcl.rsp # Bencher Waveform : PDCL (jhdparse) # Schematic : View VHDL Functional Model detector.vhf detector.cmd_log # Schematic : PDCL (

VERSION 6 BEGIN SCHEMATIC BEGIN ATTR DeviceFamilyName "spartan2" DELETE all:0 EDITNAME all:0 EDITTRAIT all:0 END ATTR BEGIN NETLIST END NETLIST BEG

# VHDL : Create Schematic Symbol __projnav/tb.rsp fpq10ms.spl __projnav/vhd2spl.err # VHDL : Create Schematic Symbol __projnav/tb.rsp keyval.spl __projnav/vhd2spl.err # VHDL : Create Schematic