代码搜索结果

JDF B // Created by Version 5.0 PROJECT I2C_slave_top DESIGN i2c_slave_top Normal DEVKIT LC4128V-75T144C ENTRY Schematic/Verilog HDL TESTFIXTURE i2c_control_top_tf.tf MODULE i2c_control_top.v

JDF B // Created by Version 5.0 PROJECT I2C_slave_top DESIGN i2c_slave_top Normal DEVKIT LC4128V-75T144C ENTRY Schematic/Verilog HDL TESTFIXTURE i2c_control_top_tf.tf MODULE i2c_control_top.v

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: D:\兰成富\16×16点阵(公交车上的滚动显示)\16×16点阵(滚动显示)\16×16点阵(滚动显示)\16×16点阵_2.DSN Doc. no.: Revision: Author:

[Schematic Editor] DefSymbolSet=US DefUnit=mm AppendValueToLabel=0 AppendUnitToLabel=1 InitDir=G:\电子书库 2064册 106.0G\专辑类----EDA仿真相关专辑 37册 1.38G @\[电子线路模拟仿真软件].TINA.Pro.V.6.Educational\EXAMPLES\AM_

// Verilog model created from schematic andnor2_p.sch - Wed Nov 13 16:47:40 2002 `timescale 1ns / 1ps module andnor2_p(in1, in2, in3, in4, in5, out_t); input in1; input in2; input in3;

仿真数学函数 *SPICE Netlist generated by Advanced Sim server on 2006-7-15 13:07:57 *Schematic Netlist: XM1 INPUT SINOUT SINV XM2 SINOUT COSOUT OUTPUT ADDV XM3 INPUT COSOUT COSV R1 INPUT 0 1k R2 OUT

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: C:\Documents and Settings\freethink\桌面\DS18B20的单线多点温度数据采集与传输系统设计\DS18B20的单线多点温度数据采集与传输系统设计\ds18b20_1602.DSN Doc

555 Monostable Multivibrator *SPICE Netlist generated by Advanced Sim server on 12/06/2002 11:15:15 AM *Schematic Netlist: C1 THOLD 0 1u C2 CVOLT 0 0.1u .IC V(THOLD)=0V R1 VCC THOLD 27k RL OU

555 Monostable Multivibrator *SPICE Netlist generated by Advanced Sim server on 12/06/2002 11:15:15 AM *Schematic Netlist: C1 THOLD 0 1u C2 CVOLT 0 0.1u .IC V(THOLD)=0V R1 VCC THOLD 27k RL OU

// Verilog model created from schematic andnor2_p.sch - Wed Nov 13 16:47:40 2002 `timescale 1ns / 1ps module andnor2_p(in1, in2, in3, in4, in5, out_t); input in1; input in2; input in3;