代码搜索结果

// Verilog model created from schematic outs3.sch - Thu Dec 05 17:54:29 2002 `timescale 1ns / 1ps module outs3(inputs, outs); input [9:0] inputs; output [9:0] outs; wire XLXN_12; wire

// Verilog model created from schematic J:\eda\Xilinx\virtex2\data\drawing\ftce.sch - Thu Dec 05 17:54:30 2002 `timescale 1ns / 1ps module FTCE_MXILINX_cnt60(C, CE, CLR, T, Q); input C;

ISIS SCHEMATIC DESCRIPTION FORMAT 6.1 ===================================== Design: E:\EDA_单片机\单片机C教程\单片机程序\信号发生器\信号发生器.DSN Doc. no.: Revision: Author: Created: 08/02/2

|HEADER=Protel for Windows - Schematic Capture Ascii File Version 5.0|WEIGHT=5613 |RECORD=31|FONTIDCOUNT=4|SIZE1=10|FONTNAME1=Times New Roman|SIZE2=10|ROTATION2=90|FONTNAME2=Times New Roman|SIZE3=10|

|HEADER=Protel for Windows - Schematic Capture Ascii File Version 5.0|WEIGHT=701 |RECORD=31|FONTIDCOUNT=6|SIZE1=10|FONTNAME1=Times New Roman|SIZE2=12|FONTNAME2=Times New Roman|SIZE3=10|ROTATION3=180|

[project] name=ledreg netlist=ledreg contents=ledreg date=10/30/00 time=13:32:58 version=3.1.5.00.34e generics=MAX Type=F21i top_level=schematic library_net=ON sim_mode=FUNC pdf_dir=c:\fnd

|HEADER=Protel for Windows - Schematic Capture Ascii File Version 5.0|WEIGHT=701 |RECORD=31|FONTIDCOUNT=6|SIZE1=10|FONTNAME1=Times New Roman|SIZE2=12|FONTNAME2=Times New Roman|SIZE3=10|ROTATION3=180|

|HEADER=Protel for Windows - Schematic Capture Ascii File Version 5.0|WEIGHT=701 |RECORD=31|FONTIDCOUNT=6|SIZE1=10|FONTNAME1=Times New Roman|SIZE2=12|FONTNAME2=Times New Roman|SIZE3=10|ROTATION3=180|

SCHEMATIC START ; // created by map version G.28 on Sun Dec 07 15:45:09 2008 COMP "Alarm" LOCATE = SITE "P136" LEVEL 1; COMP "s1" LOCATE = SITE "P101" LEVEL 1; COMP "s1" LOCATE = SITE

SCHEMATIC START ; // created by map version G.28 on Fri Dec 15 10:35:27 2006 COMP "addr_SRAM" LOCATE = SITE "P203" LEVEL 1; COMP "addr_SRAM" LOCATE = SITE "P200" LEVEL 1; COMP "addr_SRA