代码搜索:Scan

找到约 10,000 项符合「Scan」的源代码

代码结果 10,000
www.eeworm.com/read/310741/13644699

vhd scan_gen.vhd

-scan_gen.vhd keyboard scan_clock generator library ieee ; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity scan_gen is generic (osc_f : integer := 3686 ; osc_bit : integer
www.eeworm.com/read/310741/13644721

vhd scan2.vhd

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; entity scan2 is
www.eeworm.com/read/310741/13644729

vhd scan4.vhd

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; entity scan4 is
www.eeworm.com/read/310741/13644737

vhd scan_count.vhd

--scan_count.vhd scan keypress counter library ieee ; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity scan_count is port( clk : in std_l
www.eeworm.com/read/310741/13644748

vhd key_scan.vhd

--key_scan.vhd keypress scaner library ieee ; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; use work.components.all; entity key_scan is port( col : in std_logic_vector(3 d
www.eeworm.com/read/309911/13662332

c conf_scan.c

/* A lexical scanner generated by flex */ /* Scanner skeleton version: * $Header: /home/daffy/u0/vern/flex/RCS/flex.skl,v 2.91 96/09/10 16:58:48 vern Exp $ */ #define FLEX_SCANNER #define YY_FLEX_
www.eeworm.com/read/309911/13662351

l conf_scan.l

%{ /* * Copyright (C) 2004 Nathan Lutchansky * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License a
www.eeworm.com/read/306208/13749230

vhd scan8.vhd

library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; library work; use work.my_package.all; entity SCAN8 is Port (RES
www.eeworm.com/read/306208/13749234

vhd scan_gen.vhd

-scan_gen.vhd keyboard scan_clock generator library ieee ; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity scan_gen is generic (osc_f : integer := 3686 ; osc_bit : integer
www.eeworm.com/read/306208/13749256

vhd scan2.vhd

--The IEEE standard 1164 package, declares std_logic, rising_edge(), etc. library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_arith.all; use IEEE.std_logic_unsigned.all; entity scan2 is