代码搜索:SIMULATION
找到约 10,000 项符合「SIMULATION」的源代码
代码结果 10,000
www.eeworm.com/read/306948/13734676
m ofdm_simulation_primary.m
clear all;
close all;
fprintf('OFDM仿真\n\n');
%fprintf:Write formatted(格式化的) data to file
IFFT_bin_length=1024;
carrier_count=200;
bits_per_symbol=2;
symbols_per_carrier=50;
SNR=input(
www.eeworm.com/read/306741/13739049
ini full_chip_simulation.ini
[Environment Variables]
GENPATH={Compiler}lib\hc12c\src;{Compiler}lib\hc12c\include;{Compiler}lib\hc12c\lib;{Compiler}lib\xgatec\src;{Compiler}lib\xgatec\include;{Compiler}lib\xgatec\lib
LIBPATH={Co
www.eeworm.com/read/306741/13739085
map full_chip_simulation.map
This is a dummy entry for the map file.
The correct input will be placed after the first link process.
www.eeworm.com/read/306709/13739946
m target_tracking_simulation.m
function varargout = Target_Tracking_Simulation(varargin)
% TARGET_TRACKING_SIMULATION M-file for Target_Tracking_Simulation.fig
% TARGET_TRACKING_SIMULATION, by itself, creates a new TARGET_TRAC
www.eeworm.com/read/306709/13739947
fig target_tracking_simulation.fig
www.eeworm.com/read/306003/13755234
zip soln-simulation-inheritance.zip
www.eeworm.com/read/306001/13755268
zip soln-simulation-design.zip
www.eeworm.com/read/306001/13755294
html soln-simulation-design.html
Solution for SSD1 Exercise 6
Catfish.txt
CatfishBonus.txt
www.eeworm.com/read/306000/13755296
zip soln-simulation-basic.zip
www.eeworm.com/read/304723/13788762
rpt test_nativelink_simulation.rpt
Info: Start Nativelink Simulation process
========= EDA Simulation Settings =====================
Sim Mode : Gate
Family : cycloneii
Quartus root : d:/a