代码搜索：SD Card
找到约 10,000 项符合「SD Card」的源代码
代码结果 10,000
www.eeworm.com/read/314610/13563782
h sd_raw_config.h
#ifndef SD_RAW_CONFIG_H
#define SD_RAW_CONFIG_H
/**
* \addtogroup sd_raw
*
* @{
*/
/**
* \file
* MMC/SD support configuration.
*/
/**
* \ingroup sd_raw_config
* Controls MMC/SD write suppo
www.eeworm.com/read/313963/13577772
m p_e_sd_a.m
function [p_err,gamma_db]=p_e_sd_a(gamma_db_l,gamma_db_h,k,n,d_min)
% p_e_sd_a.m Matlab function for computing error probability in
% soft-decision decoding of a linear block code
%
www.eeworm.com/read/313956/13577875
m p_e_sd_a.m
function [p_err,gamma_db]=p_e_sd_a(gamma_db_l,gamma_db_h,k,n,d_min)
% p_e_sd_a.m Matlab function for computing error probability in
% soft decision decoding of a linear block code
%
www.eeworm.com/read/311256/13633157
pdf sd2098asdatasheet.pdf
www.eeworm.com/read/309833/13663857
edn sd2fifo.edn
(edif test (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0))
(status (written (timeStamp 2007 12 5 13 59 56)
(author "Xilinx, Inc.")
(program "Xilinx CORE Generator" (version "X
www.eeworm.com/read/309833/13663859
veo sd2fifo.veo
/*******************************************************************************
* This file is owned and controlled by Xilinx and must be used *
* solely for design, simulation,
www.eeworm.com/read/309833/13663863
v sd2fifo.v
/*******************************************************************************
* This file is owned and controlled by Xilinx and must be used *
* solely for design, simulation,
www.eeworm.com/read/309833/13663865
veo fifo2sd.veo
/*******************************************************************************
* This file is owned and controlled by Xilinx and must be used *
* solely for design, simulation,
www.eeworm.com/read/309833/13663867
sym sd2fifo.sym
VERSION 5
BEGIN SYMBOL sd2fifo
SYMBOLTYPE BLOCK
TIMESTAMP 2007 12 5 5 58 22
SYMPIN 0 80 Input din[15:0]
SYMPIN 0 144 Input wr_en
SYMPIN 0 176 Input wr_clk
SYMPIN 0 240 Input rd_en
SYMPIN 0 272
www.eeworm.com/read/309833/13663878
xco sd2fifo.xco
# BEGIN Project Options
SET flowvendor = Foundation_iSE
SET vhdlsim = True
SET verilogsim = True
SET workingdirectory = D:\Routine\ISE\ENCODE_SYSTEM
SET speedgrade = -4
SET simulationfiles = Behaviora