代码搜索结果

/*------------------------------------------------------------------*- Port.H (v1.00) ------------------------------------------------------------------ 'Port Header' (see Chap 10) for

/*------------------------------------------------------------------*- Port.H (v1.00) ------------------------------------------------------------------ 'Port Header' (see Chap 10) for

/********** Copyright 1990 Regents of the University of California. All rights reserved. Author: 1985 Thomas L. Quarles **********/ #ifndef RES #define RES #include "ifsim.h" #include "cktdefs.h" #

Silicon Resistor * This simulation demonstrates the effects of velocity saturation at * high lateral electric fields. VPP 1 0 10v PWL 0s 0.0v 100s 10v VNN 2 0 0.0v D1 1 2 M_RES AREA=1 .MODEL M_RES

No. of Data Rows : 201 No. of Data Rows : 1 Circuit: A paralled resistor array Doing analysis at TEMP = 300.150000 and TNOM = 300.150000 Initial Transient Solution -------------------------- Nod

A paralled resistor array Vin 1 0 DC 1 SIN (0 1 100MEG 1NS 0.0) AC 1 VR1 1 2 DC 0 R1 2 0 10K VR2 1 3 DC 0 R2 3 0 10K ac=5K VR3 1 4 DC 0 R3 4 0 rmodel1 L=11u W=2u ac=2.5k VR4 1 5 DC 0 R4 5 0 1

/********** Copyright 1990 Regents of the University of California. All rights reserved. Author: 1985 Thomas L. Quarles Modified: 2000 AlansFixes **********/ #ifndef RES #define RES #include "ifsim

#include #include #include "resitf.h" #include "resext.h" #include "resinit.h" SPICEdev RESinfo = { { "Resistor", "Simple linear resistor", &RES

Capacitor and inductor with natural initial conditions * * This circuit contains a capacitor and an inductor with * initial conditions on them. Each of the components * has a parallel resistor so

/*------------------------------------------------------------------*- Port.H (v1.00) ------------------------------------------------------------------ 'Port Header' (see Chap 10) for