代码搜索结果
找到约 10,000 项符合
Remote Control 的代码
data_control.ucf
NET "clk" TNM_NET = "clk";
TIMESPEC "TS_clk" = PERIOD "clk" 2.5 ns HIGH 50 %;
data_control.sdc
###################################################################################
# Mentor Graphics Corporation
#
#################################################################################
data_control.vhd
library ieee;
use ieee.std_logic_1164.all;
entity data_control is
port (
clk : in std_logic;
reset : in std_logic;
rd_data_cha : in st
data_control.xcf
NET "clk" TNM_NET = "clk";
TIMESPEC "TS_clk" = PERIOD "clk" 2.50 ns HIGH 50 %;
data_control.ucf
NET "clk" TNM_NET = "clk";
TIMESPEC TS_clk = PERIOD "clk" 2.5 ns;
data_control.v
module data_control (input clk,
input reset,
input [3:0] pn_lock_rd_clk,
input [7:0] rd_data_cha,
input [7:0] rd_data_chb,
input [7:0] rd_data_chc,
data_control.xcf
NET "clk" TNM_NET = "clk";
TIMESPEC "TS_clk" = PERIOD "clk" 2.50 ns HIGH 50 %;
data_control.ucf
NET "clk" TNM_NET = "clk";
TIMESPEC TS_clk = PERIOD "clk" 2.5 ns;
data_control.vhd
library ieee;
use ieee.std_logic_1164.all;
entity data_control is
port (
clk : in std_logic;
reset : in std_logic;
rd_data_cha : in st
data_control.v
module data_control (input clk,
input reset,
input [3:0] pn_lock_rd_clk,
input [7:0] rd_data_cha,
input [7:0] rd_data_chb,
input [7:0] rd_data_chc,