代码搜索结果

(wiring # Wiring file created by Allegro PCB Router v16-2-57 made 2008/10/14 at 13:29:47 (resolution MIL 1000) # Net A0 (wire (path TOP 6000 -145000 2400000 -202000 2400000 -202000 2406000

Layer Pairs Export File for PCB: E:\修改书稿\protel\09源文件\第六章\master\master.PcbDoc LayersSetName=Top_Bot_Thru_Holes|DrillFile=master.txt|LayerPairs=gtl,gbl

(wiring # Wiring file created by Allegro PCB Router v16-2-57 made 2008/10/14 at 13:29:47 (resolution MIL 1000) # Net A0 (wire (path TOP 6000 -500000 2600000 -500000 2643430 -460000 2683430

(wiring # Wiring file created by Allegro PCB Router v16-2-57 made 2008/10/14 at 13:29:47 (resolution MIL 1000) # Net A0 (wire (path TOP 6000 -145000 2400000 -202000 2400000 -202000 2406000

# Allegro script # file: D:\Develop\PSD140\140AllegroFoundation\Capture\Allegro\0newbrd.scr # start time: Mon Apr 30 13:44:34 2001 version 14.0 setwindow pcb new newdrawfillin "master.brd"

# Allegro script # file: D:\Develop\PSD140\140AllegroFoundation\Capture\Allegro\artwork.scr # start time: Wed Apr 18 14:17:01 2001 version 14.0 setwindow pcb film param setwindow form.film_

Protel Design System: PADS PowerPCB To Protel 99 SE Translator Report PCB ASCII File : EDB008_EP9315 DEMO BOARD_20061114_01_blz Date : 2007-4-28 Time : 10:21:35 Load Errors

// TONE_Q.C (PIC12C509), CCS PCB // // Intended for possible use with frost alarm in place of serial output // to serial LCD or to PC Com Port. // // When input GP3 is at ground, T_threshold is s

// FLASH_1.C (PIC12C509) CCS PCB // // Flashes an LED on GP1 in bursts of five flashes if input on GP3 is at logic zero. // // Note that DIRS and OPTIONS are defined in defs_509.h // // // G

// FLASH_2.C (PIC12C509) CCS PCB // // This is a simple rework of FLASH_1.C where functions flash(), delay_ms() and delay_10us() // are all called twice. The intent was to investigate how the com