代码搜索结果
找到约 9,168 项符合
PCB 的代码
bestsave.w
(wiring
# Wiring file created by Allegro PCB Router V15.7 made 2006/05/31 at 22:07:34
(resolution MIL 10000)
# Net AOE
(wire (path TOP 80000 -9750000 250000 -9500000 500000)
(net AOE )
signoise.log,3
WARNING: There are no voltage nets defined in this design.
INFO: Using default signal_icnlibs = [interconn.iml cds_interconn.iml *.iml]
INFO: Loaded existing Interconnect file 'E:/Cadence/PCB图的导入、放置
bestsave.w
(wiring
# Wiring file created by Allegro PCB Router V15.7 made 2006/05/31 at 22:07:34
(resolution MIL 10000)
# Net AOE
(wire (path TOP 80000 -9750000 250000 -9500000 500000)
(net AOE )
aeb-2.onl
(PCB AEB-2
(description
(timeStamp "2000 01 13 19 45 21")
(program "CAPTURE.EXE" (Version "9.00.1153 CIS"))
(source "Original data from OrCAD/CAPTURE schematic")
(title "Evaluator7T boar
sch_demo.h
#define pcb_count 10
typedef
struct regist
{
int flag;
int ax;
int bx;
int cx;
int dx;
int si;
int di;
int bp;
int ds;
int es;
int sp;
int ss;
in
表面贴装.cmp
Component : PCBComponent_1
PCB Library : 表面贴装.LIB
Date : 2006-11-10
Time : 14:05:49
Dimension : 2539.975 x 2539.975 mm
Layer(s) Pads(s) Tracks(s) Fill(s)
priority.cpp
#include
#include
#define N 20
#define getpch(type) (type*)malloc(sizeof(type))
typedef struct pcb /* 进程控制块定义 */
{
char name[N]; /*进程名*/
i
stepmotor control.edf
(PCB D:\Program Files\Labcenter Electronics\Proteus 6 Professional\BIN\stepmotor control\newproj\stepmotor control.LYT
(parser
(host_cad ARES)
(host_version 6.9 SP4)
)
(resolution mm 10000
fcfs(时间片更新).cpp
#include
#include
#define getpch(type) (type *)malloc(sizeof(type))
#define NULL 0
using namespace std;
struct pcb{ //进程控制块
char name[10];
char state; //状态：就绪(
loadpcb442.m
function c = loadpcb442()
% LOADPCB442 Loads the data file.
% NAME : pcb442
% COMMENT : Drilling problem (Groetschel/Juenger/Reinelt)
% TYPE : TSP
% DIMENSION : 442
% Source: www.iwr.uni-heidel