代码搜索：Mac 有哪些应用？
找到约 10,000 项符合「Mac 有哪些应用？」的源代码
代码结果 10,000
www.eeworm.com/read/424059/2020153
h ctdma_mac.h
/*
* Copyright (c) 2007, Swedish Institute of Computer Science.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provide
www.eeworm.com/read/424059/2020154
h tdma_mac.h
/*
* Copyright (c) 2007, Swedish Institute of Computer Science.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provide
www.eeworm.com/read/422785/2032060
h obj_mac.h
/* crypto/objects/obj_mac.h */
/* THIS FILE IS GENERATED FROM objects.txt by objects.pl via the
* following command:
* perl objects.pl objects.txt obj_mac.num obj_mac.h
*/
/* Copyright (C) 1995-1
www.eeworm.com/read/422785/2032063
num obj_mac.num
undef 0
rsadsi 1
pkcs 2
md2 3
md5 4
rc4 5
rsaEncryption 6
md2WithRSAEncryption 7
md5WithRSAEncryption 8
pbeWithMD2AndDES_CBC 9
pbeWithMD5AndDES_CBC 10
X500 11
X509 12
commonName 13
count
www.eeworm.com/read/419387/2077672
s t-mac.s
.include "t-macros.i"
start
;; clear FX
loadpsw2 0x8005
loadacc2 a1 0x7f 0xffff 0xffff
load r8 0xffff
load r9 0x8001
test_macu1:
MACU a1, r9, r8
checkacc2 1 a1 0x80 0x8000 0x7FFE
;; set FX
www.eeworm.com/read/418844/2082683
v mac_ch.v
module mac_ch (input clk,
input reset,
input data_valid,
input dv_enable,
input [7:0] data_ch,
output reg [20:0] mac_data,
output mac_data
www.eeworm.com/read/418844/2082698
vhd mac_ch.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;
use work.correlate_and_accumulate_pack.all;
entity mac_ch is
port (
clk
www.eeworm.com/read/418844/2082709
v mac_ch.v
module mac_ch (input clk,
input reset,
input data_valid,
input dv_enable,
input [7:0] data_ch,
output reg [20:0] mac_data,
output mac_data
www.eeworm.com/read/418844/2082720
vhd mac_ch.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;
use work.correlate_and_accumulate_pack.all;
entity mac_ch is
port (
clk
www.eeworm.com/read/418844/2082731
v mac_ch.v
module mac_ch (input clk,
input reset,
input data_valid,
input dv_enable,
input [7:0] data_ch,
output reg [20:0] mac_data,
output mac_data