代码搜索:LED Matrix

找到约 10,000 项符合「LED Matrix」的源代码

代码结果 10,000
www.eeworm.com/read/424406/10454334

hex led.hex

:020000040010EA :1000000018F09FE518F09FE518F09FE518F09FE5C0 :1000100018F09FE50000A0E120FF1FE520FF1FE58D :1000200040001000F4011000F0011000EC0110007D :10003000E8011000000000000000000000000000C7 :10
www.eeworm.com/read/424406/10454341

opt led.opt

### uVision2 Project, (C) Keil Software ### Do not modify ! cExt (*.c) aExt (*.s*; *.src; *.a*) oExt (*.obj) lExt (*.lib) tExt (*.txt; *.h; *.inc) pExt (*.plm) CppX (*.cpp) DaveTm {
www.eeworm.com/read/424406/10454344

map led.map

LARM LINKER/LOCATER V2.51a 08/16/2006 10:23:47 PAGE 1 LARM LINKER/LOCATER V2.51a, INVOKED BY: D:\PROGRAM FILES\ARM\BIN\LA.EXE SAM7S
www.eeworm.com/read/424406/10454352

c led.c

#include "at91sam7s64.h" void delay(unsigned long int i) { for(;i>0;i--) ; } void main(void) { *AT91C_PMC_PCER=0x0000000F; //PMC外设时钟使能 *AT91C_PIOA_PER=0x0000000F; //PIOA0-
www.eeworm.com/read/424406/10454359

c led.c

/************************************************************/ /* 程序说明:LED1,LDE2,LDE3依次亮灭 /************************************************************/ #include "at91sam7s64.h" void delay(un
www.eeworm.com/read/424406/10454365

lst led.lst

ARM COMPILER V2.51a, led 16/08/06 10:23:47 PAGE 1 ARM COMPILER V2.51a, COMPILATION OF MODULE led OBJECT MODULE PLACED IN l
www.eeworm.com/read/161065/10457557

prj led.prj

`timescale 1ns/1ns `include "led.v" `include "d:/xilinx_webpack/verilog/src/iSE/unisim_comp.v"
www.eeworm.com/read/161065/10457559

xst led.xst

set -tmpdir . set -overwrite YES run -ifmt VERILOG -top led -p xc2s100-pq208-5 -ifn led.prj -opt_mode Speed -opt_level 1 -check_attribute_syntax YES -keep_hierarchy No -glob_opt AllClockNet
www.eeworm.com/read/161065/10457622

ucf led.ucf

NET clk LOC=P77; NET seg LOC=P34; NET seg LOC=P31; NET seg LOC=P41; NET seg LOC=P36; NET seg LOC=P35; NET seg LOC=P33; NET seg LOC=P42; NET seg LOC=P37; NET sl
www.eeworm.com/read/161065/10457648

v led.v

module led (seg,sl,clk); //定义模块结构 output [7:0] seg; //定义数码管段输出引脚 output [3:0] sl; //定义数码管选择输出引脚 input clk; //定义输入时钟引脚 reg [7:0] seg_reg; //定义数码管段