代码搜索结果

-- Copyright (C) 1991-2005 Altera Corporation -- Your use of Altera Corporation's design tools, logic functions -- and other software and tools, and its AMPP partner logic -- functions,

/* WARNING: Do NOT edit the input and output ports in this file in a text editor if you plan to continue editing the block that represents it in the Block Editor! File corruption is VERY likely to

Version 5.0 Build 148 04/26/2005 SJ Full Version 29 1521 OFF OFF OFF OFF OFF FV_OFF VRSM_ON VHSM_ON 0 # entity char_ram # logic_option { AUTO_RAM_RECOGNITION ON } # case_insensitive

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; entity lcd is Port ( clk : in std_logic; --40MHZ Reset : in std

# Copyright (C) 1991-2004 Altera Corporation # Any megafunction design, and related netlist (encrypted or decrypted), # support information, device programming or simulation file, and any oth

Up-to-date

Release 6.2i - xst G.28 Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved. --> Parameter TMPDIR set to __projnav CPU : 0.00 / 3.63 s | Elapsed : 0.00 / 3.00 s --> Parameter xsthdpdir set to