代码搜索:H型风机
找到约 10,000 项符合「H型风机」的源代码
代码结果 10,000
www.eeworm.com/read/312754/13605447
txt 莫尔型状态机2.txt
-- Moore State Machine with Concurrent Output Logic
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity moore1 is port(
clk, rst:
www.eeworm.com/read/312754/13605455
txt 莫尔型状态机1.txt
-- Moore State Machine with explicit state encoding
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity moore2 is port(
clk, rst:
www.eeworm.com/read/307849/13713542
pdf sgq-3型 说明书.pdf
www.eeworm.com/read/307265/13724976
txt 10.3.2字符型lcd显示.txt
SADDR EQU 0100H
WADDR EQU 0200H
CSADDR EQU 8000H
XPOS EQU 20H
YPOS EQU 21H
ORG 0000H
JMP START
START:
MOV SP,#60H
MAIN:
MOV R7,#’0’
MNP:
CALL LCDRESET
www.eeworm.com/read/305986/13755618
txt 莫尔型状态机2.txt
-- Moore State Machine with Concurrent Output Logic
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity moore1 is port(
clk, rst:
www.eeworm.com/read/305986/13755626
txt 莫尔型状态机1.txt
-- Moore State Machine with explicit state encoding
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity moore2 is port(
clk, rst:
www.eeworm.com/read/303278/13819248
txt 10.3.2字符型lcd显示.txt
SADDR EQU 0100H
WADDR EQU 0200H
CSADDR EQU 8000H
XPOS EQU 20H
YPOS EQU 21H
ORG 0000H
JMP START
START:
MOV SP,#60H
MAIN:
MOV R7,#’0’
MNP:
CALL LCDRESET
www.eeworm.com/read/382666/6286508
txt 莫尔型状态机2.txt
-- Moore State Machine with Concurrent Output Logic
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity moore1 is port(
clk, rst:
www.eeworm.com/read/382666/6286516
txt 莫尔型状态机1.txt
-- Moore State Machine with explicit state encoding
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity moore2 is port(
clk, rst:
www.eeworm.com/read/494695/6360569
txt 莫尔型状态机2.txt
-- Moore State Machine with Concurrent Output Logic
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity moore1 is port(
clk, rst: