代码搜索结果

找到约 10,000 项符合 FPGA 的代码

一个简单的状态机.txt

-- MAX+plus II VHDL Example -- State Machine -- Copyright (c) 1994 Altera Corporation -- download from: www.pld.com.cn & www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all ; ENTIT

加法器:generate语句的应用.txt

-- n-bit Adder using the Generate Statement -- download from: www.fpga.com.cn & www.pld.com.cn library IEEE; use IEEE.Std_logic_1164.all; ENTITY addn IS GENERIC(n : POSITIVE := 3); --no.

条件赋值:使用when else语句.txt

-- Conditional Signal Assignment -- download from: www.pld.com.cn & www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all ; ENTITY condsig IS PORT ( input0, input1, sel : IN BI

带load、clr等功能的寄存器.txt

-- Register Inference -- Download from: http://www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all ; ENTITY reginf IS PORT ( d, clk, clr, pre, load, data : IN BIT; q1, q2,

用状态机实现的计数器.txt

-- MAX+plus II VHDL Example -- State Machine -- Copyright (c) 1994 Altera Corporation -- download from: www.pld.com.cn & www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all ; ENTIT

各种功能的计数器.txt

-- MAX+plus II VHDL Example -- Efficient Counter Inference -- Copyright (c) 1994 Altera Corporation -- download from:www.pld.com.cn & www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all

最高优先级编码器.txt

-- Highest Priority Encoder -- download from www.pld.com.cn & www.fpga.com.cn LIBRARY ieee; USE ieee.std_logic_1164.ALL; entity priority is port(I : in bit_vector(7 downto 0); --input

最高優先級編碼器.txt

-- Highest Priority Encoder -- download from www.pld.com.cn & www.fpga.com.cn LIBRARY ieee; USE ieee.std_logic_1164.ALL; entity priority is port(I : in bit_vector(7 downto 0); --input

videogenerator_pin.csv

ispLEVER 6.1.00.37.42.06 Fitter Report File Project Name,videogenerator Project Path,D:\FPGA\VideoGenerator Project Fitted on,Mon Jun 18 08:47:09 2007 Pin,Pin_Type,Bank,GLB_Pad,Assigned,I/O_Ty

statmach.vhd

-- MAX+plus II VHDL Example -- State Machine -- Copyright (c) 1994 Altera Corporation -- download from: www.pld.com.cn & www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all ; ENTIT