代码搜索结果

# BEGIN Project Options SET flowvendor = Foundation_iSE SET vhdlsim = True SET verilogsim = True SET workingdirectory = C:\XUP\Markets\PLDs\Workshops\courses\v82_fpga_flow\xupv2pro\labsolutions\vhdl\l

#ifndef __VPE_M_H #define __VPE_M_H #include "portab.h" #define VPE 0x90180000 #ifdef FPGA #define mVpe_PASS() \ { \ printf("VPE pass\n"); \ } #ifdef ERROR_CONCEALMENT

/flash.c/1.1.1.1/Wed Dec 6 00:22:11 2006// /fpga.c/1.1.1.1/Wed Dec 6 00:22:11 2006// /pci.c/1.1.1.1/Wed Dec 6 00:22:11 2006// D

-- n-bit Adder using the Generate Statement -- download from: www.fpga.com.cn & www.pld.com.cn library IEEE; use IEEE.Std_logic_1164.all; ENTITY addn IS GENERIC(n : POSITIVE := 3); -

-- Moore State Machine with Concurrent Output Logic -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity moore1 is port( clk, rst:

-- Moore State Machine with explicit state encoding -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity moore2 is port( clk, rst:

Project Information d:\fpga\cpld\speak\speak.rpt MAX+plus II Compiler Report File Version 10.2 07/10/2002 Compiled: 11/20/2007 15:28:08 Copyright (C) 1988-2002 Al

FPGA时钟讲解   更多资料请访问: http://www.xinworks.com ================

Project Information f:\fpga 232\fen1250.rpt MAX+plus II Compiler Report File Version 10.2 07/10/2002 Compiled: 12/21/2008 14:36:19 Copyright (C) 1988-2002 Al

-- User-Defined Macrofunction -- Download from: http://www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all ; ENTITY reg12 IS PORT( d : IN BIT_VECTOR(11 DOWNTO 0); clk :