代码搜索结果
找到约 10,000 项符合
FPGA 的代码
irq-mb93093.c
/* irq-mb93093.c: MB93093 FPGA interrupt handling
*
* Copyright (C) 2004 Red Hat, Inc. All Rights Reserved.
* Written by David Howells (dhowells@redhat.com)
*
* This program is free software; you
gr_ep2s60.h
/* Configuration header file for Gaisler Research AB's Template
* design (GPL Open Source SPARC/LEON3 96MHz) for Altera NIOS
* Development board Stratix II edition, with the FPGA device
* EP2S60.
sentword.rpt
Project Information f:\fpga 232\sentword.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/21/2008 15:49:04
Copyright (C) 1988-2002 Al
serialout.rpt
Project Information f:\fpga 232\serialout.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/21/2008 15:43:10
Copyright (C) 1988-2002 Al
232.rpt
Project Information f:\fpga 232\232.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/23/2008 12:43:57
Copyright (C) 1988-2002 Al
232__.rpt
Project Information f:\fpga 232\232__.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/23/2008 12:58:07
Copyright (C) 1988-2002 Al
米勒型状态机.txt
-- Mealy State Machine with Registered Outputs
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity mealy1 is port(
clk, rst: in
米勒型状态机.txt
-- Mealy State Machine with Registered Outputs
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity mealy1 is port(
clk, rst: in
带莫尔_米勒输出的状态机.txt
-- State Machine with Moore and Mealy outputs
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity mealy1 is port(
clk, rst: in
带摩尔 ——米勒输出的状态机.txt
-- State Machine with Moore and Mealy outputs
-- dowload from: www.fpga.com.cn & www.pld.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity mealy1 is port(
clk, rst: in