代码搜索结果

SSV ADNP/ESC1 Embedded Softcore Computing Nios Softcore, Altera Cyclone FPGA Last Update: February 27, 2004 ==================================================================== This

SSV ADNP/ESC1 Embedded Softcore Computing Nios Softcore, Altera Cyclone FPGA Last Update: February 27, 2004 ==================================================================== This

#include "mcf5307.h" #include "cpld.h" #include "DSTNver2.h" #define FPGA_SIZE_SERIAL 0x577B //;179160 bits = 22395 Bytes(0x577B) #define DIS_CLEAR_MEMORY (IO_BASE_ADDR + OUT_DIS_FPGA_P

Release 6.1i - ngdbuild G.23 Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved. Command Line: ngdbuild -intstyle ise -dd e:\program\fpga_program\for_fpga\can\ise\canbus/_ngo -i -p xc2s300e-p

#include "mcf5307.h" #include "cpld.h" #include "DSTNver2.h" #define FPGA_SIZE_SERIAL 0x577B //;179160 bits = 22395 Bytes(0x577B) #define DIS_CLEAR_MEMORY (IO_BASE_ADDR + OUT_DIS_FPGA_P

#include "mcf5307.h" #include "cpld.h" #include "DSTNver2.h" #define FPGA_SIZE_SERIAL 0x577B //;179160 bits = 22395 Bytes(0x577B) #define DIS_CLEAR_MEMORY (IO_BASE_ADDR + OUT_DIS_FPGA_P

f "noname"; #file 0 f "c:\program files\synplicity\fpga_901\lib\vhd\std.vhd"; #file 1 f "g:\eda\qdds\adder.vhd"; #file 2 f "c:\program files\synplicity\fpga_901\lib\vhd\std1164.vhd"; #file 3 f "c:

Release 6.1i - ngdbuild G.23 Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved. Command Line: ngdbuild -intstyle ise -dd e:\program\fpga_program\for_fpga\can\ise\canbus/_ngo -i -p xc2s300e-p

Release 6.1i - ngdbuild G.23 Copyright (c) 1995-2003 Xilinx, Inc. All rights reserved. Command Line: ngdbuild -intstyle ise -dd e:\program\fpga_program\for_fpga\can\ise\canbus/_ngo -i -p xc2s300e-p

f "noname"; #file 0 f "d:\program files\synplicity\fpga_81\lib\vhd\std.vhd"; #file 1 f "d:\vhdl_exercise\counter10\counter10.vhd"; #file 2 f "d:\program files\synplicity\fpga_81\lib\vhd\std1164.vhd