代码搜索结果

LEON synthesis scripts ---------------------- Three files are provided: leon.prj project file for Synplify/Amplify leon.dcsh script for Synopsys DC leon.fc2 script for Synopsys FPGA-Compiler/FPGA

picoblaze实现交通灯控制的完整工程文件，xilinx fpga实现- 【上载源码成为会员下载此源码】【成为VIP会员下载此源码】

# Xilinx CORE Generator 6.1i # User = 刘韬 Initializing default project... Loading plug-ins... All runtime messages will be recorded in E:\刘韬\MY_WORK\FPGA\程序\I2C\coregen.log # busformat=BusFormatAn

# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl # OpenFile "F:/fpga&cpld/fpga/椪/fft/synth_fft/subtractor.vhd"

# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl # OpenFile "F:/fpga/椪/fft/synth_fft/synth_fft/synth_main.vhd"

/* 用8031加载ALtera的FPGA，也可用于Xilinx的FPGA的加载 */ void load_epld(void) { unsigned char data i; unsigned int data j; unsigned char xdata * data pt; SCON = 0x0; /* 设置8031工作在方式0，

FPGA实现串口通信 0 推荐FPGA板上实现串口通信 FPGA开发板上写的Verilog代码： 功能是从电脑端发送一个字节，然后把它接收回来。 `timescale 1ns / 10ps `define Tgate 1 module uart_loop (osc,rst_,rxd,sdo,data_ready,framin

m255 13 cModel Technology dE:\wangqiuju\study\researchproject\FPGA\book_onFPGA\wireless-FPGA-design-code\Verilog-code\c12_0\12-2_0\match_rec T_opt V1?n;Q1Qb?XT9gl2iECM]G0 04 14 4 work test_match_rec

m255 13 cModel Technology dE:\wangqiuju\study\researchproject\FPGA\book_onFPGA\wireless-FPGA-design-code\Verilog-code\c12_0\12-2_0\match_rec T_opt V1?n;Q1Qb?XT9gl2iECM]G0 04 14 4 work test_match_rec

#-- Synplicity, Inc. #-- Version Synplify Pro 8.8.0.4 #-- Project file E:\wangqiuju\study\researchproject\FPGA\book_onFPGA\wireless-FPGA-design-code\Verilog-code\c12_0\12-2_0\match_rec\run_options.t