代码搜索：FPGA

找到约 10,000 项符合「FPGA」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/317950/13492913

pdf power management solutions for fpga.pdf

·
www.eeworm.com/read/316651/13519353

vwf v_fpga.sim_ori.vwf

/* WARNING: Do NOT edit the input and output ports in this file in a text editor if you plan to continue editing the block that represents it in the Block Editor! File corruption is VERY likely to
·
www.eeworm.com/read/316651/13519371

ddb v_fpga.cmp0.ddb

·
www.eeworm.com/read/316651/13519391

syn_hier_info v_fpga.syn_hier_info

·
www.eeworm.com/read/316651/13519433

cdb v_fpga.pre_map.cdb

·
www.eeworm.com/read/316651/13519437

hdb v_fpga.pre_map.hdb

·
www.eeworm.com/read/316651/13519455

txt v_fpga.smp_dump.txt

State Machine - |v_fpga|Init9011:inst1|state Name state.tristate state.wr32_d state.wr32_c state.wr32_b state.wr32_a state.wr31_d state.wr31_c state.wr31_b state.wr31_a state.wr30_d state.wr30_c st
·
www.eeworm.com/read/316651/13519464

mif v_fpga0.rtl.mif

WIDTH=19; DEPTH=64; ADDRESS_RADIX=UNS; DATA_RADIX=BIN; CONTENT BEGIN 0 : 0000000000000000000; 1 : 0000001001100100011; 2 : 0000000101000100010; 3 : 0010011000010101010; 4 : 001001001
·
www.eeworm.com/read/316651/13519520

cdb v_fpga.rtlv_sg.cdb

·
www.eeworm.com/read/316651/13519553

qdf v_fpga_assignment_defaults.qdf

set_global_assignment -name EQC_BBOX_MERGE On set_global_assignment -name EQC_LVDS_MERGE On set_global_assignment -name EQC_RAM_UNMERGING On set_global_assignment -name EQC_DFF_SS_EMULATION On set
·