代码搜索结果
找到约 10,000 项符合
FPGA 的代码
fpga+1602.txt
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity LCD1602 is
Port ( CLK : in std_logic; --状态机时钟信号，同时也是液晶时钟信号，其周期应该满足液晶数据的建立时间
Res
fpga_flowplus.gfl
# XST flow : Creating project file
top.prj
# xst flow : RunXST
top.prj
__projnav/top.xst
./xst
# XST flow : Creating project file
top.prj
# xst flow : RunXST
top.prj
__projnav/top.xst
./xst
fpga_flowplus.gfl
# XST flow : Creating project file
top.prj
# xst flow : RunXST
top.prj
__projnav/top.xst
./xst
# XST flow : Creating project file
top.prj
# xst flow : RunXST
top.prj
__projnav/top.xst
./xst
fpga_flowplus.gfl
# XST flow : Creating project file
top.prj
# xst flow : RunXST
top.prj
__projnav/top.xst
./xst
# XST flow : Creating project file
top.prj
# xst flow : RunXST
top.prj
__projnav/top.xst
./xst