代码搜索：FPGA加速

找到约 10,000 项符合「FPGA加速」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/353811/10416377

vhd 简单的12位寄存器.vhd

-- User-Defined Macrofunction -- Download from: http://www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all ; ENTITY reg12 IS PORT( d : IN BIT_VECTOR(11 DOWNTO 0); clk :
·
www.eeworm.com/read/353811/10416500

txt 莫尔型状态机2.txt

-- Moore State Machine with Concurrent Output Logic -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity moore1 is port( clk, rst:
·
www.eeworm.com/read/353811/10416546

txt 莫尔型状态机1.txt

-- Moore State Machine with explicit state encoding -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity moore2 is port( clk, rst:
·
www.eeworm.com/read/276507/10733413

htm dds_srr.htm

#Build: Synplify Pro 8.6.2, Build 013R, Jun 5 2006 #install: C:\Program Files\Synplicity\fpga_862 #OS: Windows XP 5.1 #Hostname: DONNYLU #Wed Oct 3
·
www.eeworm.com/read/419980/10824649

c dev_c7200_mpfpga.c

/* * Cisco 7200 (Predator) simulation platform. * Copyright (c) 2005,2006 Christophe Fillot (cf@utc.fr) * * Cisco C7200 (Predator) Midplane FPGA. */ #include #include #incl
·
www.eeworm.com/read/417397/10991757

txt 莫尔型状态机2.txt

-- Moore State Machine with Concurrent Output Logic -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity moore1 is port( clk, rst:
·
www.eeworm.com/read/417397/10991758

txt 莫尔型状态机1.txt

-- Moore State Machine with explicit state encoding -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity moore2 is port( clk, rst:
·
www.eeworm.com/read/417397/10991807

txt 简单的12位寄存器.txt

-- User-Defined Macrofunction -- Download from: http://www.fpga.com.cn Library IEEE ; use IEEE.std_logic_1164.all ; ENTITY reg12 IS PORT( d : IN BIT_VECTOR(11 DOWNTO 0); clk :
·
www.eeworm.com/read/151712/6959625

Ī

-- Moore State Machine with Concurrent Output Logic -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity moore1 is port( clk, rst:
·
www.eeworm.com/read/151712/6959639

Ī

-- Moore State Machine with explicit state encoding -- dowload from: www.fpga.com.cn & www.pld.com.cn library ieee; use ieee.std_logic_1164.all; entity moore2 is port( clk, rst:
·