代码搜索：FPGA加速
找到约 10,000 项符合「FPGA加速」的源代码
代码结果 10,000
www.eeworm.com/read/466479/7035982
pdf fpga1.pdf
www.eeworm.com/read/464438/7158372
ipf demo_fpga.ipf
JedecChain;
FileRevision(JESDxxA);
/* NoviceMode */
/* Active Mode PFF */
/* Mode BS */
/* Mode SS */
/* Mode SM */
/* Mode BSFILE */
/* Mode HW140 */
/* Supermode FileMode */
/* ConfigDevic
www.eeworm.com/read/464438/7158381
dhp demo_fpga.dhp
www.eeworm.com/read/464438/7158413
ucf top_fpga.ucf
NET "dout_lcd" LOC = "p125";
NET "dout_lcd" LOC = "p126";
NET "dout_lcd" LOC = "p127";
NET "dout_lcd" LOC = "p129";
NET "dout_lcd" LOC = "p132";
NET "dout_lcd" LOC = "p133";
NE
www.eeworm.com/read/464438/7158661
ise demo_fpga.ise
www.eeworm.com/read/464438/7158709
gfl demo_fpga.gfl
# Editing Cores
# Coregen : Regenerate Core
coregen.log
# XST (Creating Lso File) :
mem_inform.lso
# xst flow : RunXST
mem_inform_summary.html
# xst flow : RunXST
mem_inform.syr
mem_inform.p
www.eeworm.com/read/464438/7158859
cel top_fpga.cel
www.eeworm.com/read/462994/7190867
vhd fpga_7279.vhd
--FPGA控制7279的程序
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_ARITH.all;
use IEEE.std_logic_UNSIGNED.all;
entity FPGA_7279 is
port (
--以下是引脚信号
CLK :IN S
www.eeworm.com/read/462994/7190869
bsf fpga_7279.bsf
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to
www.eeworm.com/read/461512/7226214